APPLICATION

FOR

UNITED STATES LETTERS PATENT

TITLE: ANALYSIS AND MONITORING OF STRESSES IN EMBEDDED LINES AND VIAS INTEGRATED ON SUBSTRATES

APPLICANT: ARES J. ROSAKIS, TAE-SOON PARK AND SUBRA SURESH

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No.___EV 399311344 US_____

_____Jan. 27, 2004_____
Date of Deposit

ANALYSIS AND MONITORING OF STRESSES IN EMBEDDED LINES AND VIAS INTEGRATED ON SUBSTRATES

5 **[0001]** This application claims the benefit of U.S. Provisional Application No. 60/443,211 filed on January 27, 2003, the entire disclosure of which is incorporated herein by reference as part of this application.

[0002] This application relates to stresses in device features

10 fabricated on substrates including integrated structures having multiple layers.

[0003] Substrates formed of suitable solid-state materials may be used as platforms to support various structures, such as multilevel, thin film microstructures deposited on to the

15 substrates. Integrated electronic circuits, integrated optical devices and opto-electronic circuits, micro-electro-mechanical systems (MEMS), and flat panel display systems (e.g., LCD and plasma displays) are examples of such structures integrated on various types of substrates. Substrates may be made of a

20 semiconductor material (e.g., silicon wafers), silicon on insulator wafer (SOI), a glass material, and others. Different material layers or different structures may be formed on the same substrate in these structures and are in contact with one another to form various interfaces. Some devices may also use

complex multilayer or continuously graded geometries and may
form various three dimensional structures.

[0004] Hence, the interfacing of different materials and
different structures may cause a complex stress state in each
device feature due to differences in the material properties,
e.g., either or both of mechanical and thermal properties. A
complex stress state may also be present in the structure at
interconnections subject to various fabrication conditions and
environmental factors (e.g., variations or fluctuations in
temperature). In fabrication of an integrated circuit, for
example, the stress state of the interconnect conducting lines
may be affected by processing steps such as film deposition,
thermal cycling, chemical-mechanical polishing (CMP) or other
layer thinning processes, and by passivation capping or
encapsulation. Stresses caused by these and other factors may
adversely affect the integrity or effectiveness of subsequent
processing steps, or the performance and reliability of the
devices. Such stresses may even cause failure of the component
or device under action of such stresses.

[0005] For at least these reasons, it may be desirable to
analyze, measure and monitor stresses, changes in stresses, and
stress accumulation history and stress budget of a substrate and
of features fabricated on the substrate. For example, stresses

on various features formed on the substrate may be analyzed to improve the design of the device structure, selection of materials, fabrication processes, and other aspects of the devices so that the yield, device performance, and device

5   reliability can be enhanced. The stress measurements may be used to assess or evaluate the reliability of materials against failures from such phenomena as stress migration, stress-induced voiding in features such as metal lines and vias, dielectric cracking, delamination, hillock formation, and electromigration.

10   The stress measurements may also be used to facilitate quality control of the mechanical integrity and electromechanical functioning of circuit chip dies during large scale production in wafer fabrication facilities. In addition, the stress measurements may be used to improve the designs of various

15   fabrication processes and techniques, such as thermal treatments (e.g., temperature excursions during passivation, annealing, or curing) and chemical and mechanical treatments (e.g., polishing or thinning) to reduce residual stresses in the completed components or devices.

20

Summary

[0006] One widely-used structure that is commonly found in various substrate-based devices is line features embedded in

different materials that are supported by a substrate. For

example, conductive lines are often embedded in an insulating

material such as an oxide layer, a nitride layer, or other low-k

dielectric layer formed over the substrate. Copper lines are

5   often fabricated by using a Damascene process where trenches

with the same dimensions as the geometry of desired copper

interconnect lines are etched in an oxide layer grown on a

silicon substrate and then copper is deposited in the trenches

to form the embedded copper interconnect lines. The extra

10   copper above trenches is then removed by, e.g., polishing. In

some implementations, an additional capping layer of the same

material as the oxide layer or a different dielectric material

may be formed on top of the lines. Two or more layers with such

embedded line features may be formed over the same substrate.

15   In addition, vias perpendicular to the substrate may be used to

provide vertical interconnections for line features embedded in

different layers.

[0007] This application includes systems and techniques for

analysis and monitoring of stresses in integrated structures,

20   with embedded line features and vias, using analytical

computations. The integrated structures may include various

integrated circuits (e.g., circuits with doped and strained

semiconductors regions), integrated opto-electronic devices, and

MEMS devices, and others. Based on a thermoelastic composite analysis, analytical expressions for changes in stresses are provided as functions of the properties of materials, the dimensions of the device features such as lines, vias, and the

5 surrounding dielectric films, and changes in the local surface curvature and the local temperature. The surrounding dielectric films may include capping layers formed on top of the embedded line features. Such analytical expressions allow for direct computations of changes in local feature stresses without

10 complex and computation-intensive numerical computations. Such analytical computations may be used in designing various types of integrated structures in such a way as to maintain stresses below desired levels in fabrication and in operations of the devices. Hence, the layer structure and feature architecture,

15 the materials in the structure, and the fabrication processes may be properly designed or selected during the design process to ensure desired stress behaviors during the fabrication and in normal use or operation of the devices.

[0008] During fabrication of one or more wafers, changes in

20 stresses on a wafer may be caused by, for example, thermal cycling or a transition from one processing step to another during fabrication. Therefore, a system may be designed based on the analytical computations to provide in-situ and real time

monitoring of stresses in wafers because the analytical

expressions described here allow for fast processing of

measurements of the wafer curvature and temperature. This in-

situ monitoring of build-up of stresses during fabrication may

5   be used to improve the overall yield of the fabrication process

by, for example, allowing for adjusting the processing

conditions through a feedback control mechanism and by screening

defective wafers prior to the completion of the entire

fabrication processes.

10   [0009] This application describes a method for designing a

layered structure on a substrate as one example of various

methods. In this example, a layered structure is provided to

include at least one layer over a substrate and parallel line

features embedded in the layer. Analytical expressions are used

15   to compute stresses in a line feature from curvature information

of the substrate in an area of the line feature, geometry

information of the line feature and the layer, and material

information of the line feature, the layer and the substrate.

The computed stresses are then used to determine whether a

20   stress-induced failure condition is met. A parameter of the

layered structure is adjusted if the stress-induced failure

condition is met and the analytical expressions are used again

to compute stresses in the line feature based on the adjusted

parameter. The parameter is continued to be adjusted until the
stress-induced failure condition is not met.

[0010] As another example, this application also describes a
method for fabricating a layered structure on a substrate. A
substrate is first processed to form at least one layer on the
substrate and parallel line features embedded in the layer. The
local curvature information in an area of a line feature is then
obtained. The local temperature information in the area of the
line feature is also obtained. Next, analytical expressions are
used to compute local stresses in the line feature from the
local curvature information and the local temperature
information of the line feature, geometry information of the
line feature and the layer, and material information of the line
feature, the layer and the substrate.

[0011] A system according to one exemplary implementation in
this application includes a substrate holder to hold a substrate
fabricated with a layer and parallel line features embedded in
the layer, a sensing module to interact with the substrate to
obtain information about a temperature and curvatures of a line
feature on the substrate, and a processing module programmed
with analytical expressions to compute local stresses in the
line features. The analytical expressions are functions of
curvature information of an area having the line feature, local

temperature information, geometry information of the line feature and the layer, and material information of the line feature, the layer and the substrate.

[0012] Applications of the monitoring and analysis techniques

5   based on analytical expressions may be applied to wafers and substrates with multiple integrated layers in, e.g., designing and fabricating such multiple layers. In one implementation, a layered structure is provided to include a plurality of layers stacked over one another and each having embedded line features.

10 Information on a surface of the layered structure is optically obtained. The optically obtained information is processed to extract curvature information of the surface. Analytical expressions are then applied to compute local stresses in a line feature based on extracted curvature information and a local

15 temperature at a location of the line feature.

[0013] In some fabrication processes, the processing results based on the analytical expressions for stresses may be used to monitor the wafer under processing and the processing conditions may be controlled or adjusted based on the processing results.

20 [0014] These and other implementations, examples, and their variations, and advantages are described in greater detail in the drawings, the detailed description, and the claims.

Brief Description of the Drawings

[0015] FIG. 1A shows one thin layer with embedded, parallel tall line features formed on a thick substrate, where the line features may be capped by a capping layer.

[0016] FIG. 1B shows a multi-layer structure having two or more layers with embedded, parallel thin line features over a thick substrate.

[0017] FIG. 2 shows one exemplary structure based on the structural geometries in FIGS. 1A and 1B that includes periodic cylindrical vias that are interconnected between two aligned and parallel line features at two adjacent layers.

[0018] FIG. 3 shows computed amplification factors as a function of the volume fraction of the vias for two exemplary encapsulating or passivating materials, where α is a ration between the critical level of hydrostatic stress sufficient to nucleate a void over the uniaxial yield (flow) stress of the material in the line.

[0019] FIG. 4 illustrates cavitation or stress-induced growth of a void in one of the line features in FIGS. 1A, 1B, and 2 when the stresses in that line feature meet an associated failure criterion.

[0020] FIGS. 5, 6, 7 illustrate examples for establishing

critical thresholds as a function of line geometry for a single

level structure of encapsulated or embedded periodic lines.

[0021] FIGS. 8, 9, 10 and 11 show examples for estimating

5 critical threshold values for vias as functions of line and via

geometry parameters for configurations specified in the

captions.

[0022] FIG. 12 shows one exemplary stress monitoring system

using analytical expressions described here as part of the

10 system for processing measured data.

[0023] FIG. 13 shows an exemplary stress measurement system

using an optical detection module and the analytical expressions

described as part of its processing module.

[0024] FIG. 14 shows an exemplary coherent gradient sensing

15 ("CGS") system as one implementation of an optical shearing

system for the optical detection module in FIG. 13.

[0025] FIG. 15 illustrates a two-arm CGS system having two

separate sets of double gratings in two different directions to

simultaneously produce the interference pattern in two

20 different, orthogonal spatial shearing directions.

[0026] FIG. 16 illustrates an exemplary process for applying the

above method using the optical method to compute the stresses in

a multi-layered structure deposited on a wafer.

Detailed Description

[0027] FIGS. 1A and 1B show geometries representative of exemplary integrated structures for the analytical computations and expressions of stresses described based on a thermoelastic composite analysis. FIG. 1A shows one layer with embedded, parallel tall line features formed on a thick substrate. FIG. 1B shows a multi-layer structure having two or more layers with embedded, parallel line features over the substrate. In general, such a multi-layer structure has n layers where a 2-layer example for n=2 is illustrated in FIG. 1B. A Cartesian coordinate system (x1,x2,x3) is shown in the insert. The directions marked as x1 and x2 represent two orthogonal directions parallel to the substrate where the direction x1 is along the longitudinal direction of the line features in the layer and the direction x2 is perpendicular to the line features. The direction marked as x3 represents the direction normal to the plane of the substrate.

[0028] In each layer for a multi-layer structure, the embedded line features are substantially parallel to one another to form an array along the direction x2 and are substantially evenly spaced with a spatial period or pitch of d. The thickness of each layer is denoted by h_f. The embedded line features in each layer may be capped by a capping layer formed of either the same

material as the material embedding the line features or a

different material. In presence of the capping layer, the layer

thickness h_f is greater than the height or thickness, t, of each

line feature and the thickness of the capping layer is (h_f-t).

5   **[0029]** As an example, the present analytical thermoelastic

analysis is based on the assumption that the total height (nh_f)

of the multiple layers and the height (t) of each embedded line

feature are much less than the thickness (h_s) of the underlying

substrate and that the transverse dimensions L and W of the

10   substrate are much greater than its thickness h_s, e.g., by a

factor of 10 or greater. In addition, the line features are

"tall" where the line height (t) is greater than the line width

(b), e.g., t ≥ 1.1b. The accuracy of the analytical

thermoelastic analysis depends on these assumptions and

15   generally increases as these factors increase.

[0030] Under these conditions, the stresses in each embedded

line in FIGS. 1A and 1B can be expressed as explicit analytical

functions of changes in components of curvature, a change in

temperature, the feature geometry (e.g., line, dielectric layer

20   and via dimensions, height of each layer, the substrate

thickness, etc.) and material properties of line features and

surrounding material(s), e.g., Young's moduli, Poisson's Ratios

and thermal expansion coefficients of the line features,

dielectric layers, and the vias. A change in curvature and temperature connotes net differences between the end and the beginning states of a wafer undergoing a process such as a deposition, or a thermal excursion during fabrication. For

5 example, the stress tensor components $\sigma_{33}{}^1$, $\sigma_{22}{}^1$, and $\sigma_{11}{}^1$ in an embedded line feature in a single layer structure (n=1) without a capping layer (h_f=t in this case) can be expressed as follows:

$$\sigma_{33}^I = \frac{1}{\left[f_l E_l(1-\nu_o)+f_o E_o(1-\nu_l)\right]}\left\{\frac{f_o E_o E_l(\nu_l-\nu_o)}{\left[f_l E_l(1+\nu_o)+f_o E_o(1+\nu_l)\right]}\frac{E_s h_s^2}{6h_f(1-\nu_s^2)}\left(K_{11}+\nu_s K_{22}\right)\right.$$
$$\left.+f_o(E_o\nu_l-E_l\nu_o)\frac{E_s h_s^2}{6h_f(1-\nu_s^2)}\left(\nu_s K_{11}+K_{22}\right)+f_o E_l E_o(\alpha_o-\alpha_l)\Delta T\right\}, \qquad (1)$$

$$\sigma_{22}^I = \frac{E_s h_s^2}{6h_f(1-\nu_s^2)}\left(\nu_s K_{11}+K_{22}\right), \qquad (2)$$

10

$$\sigma_{11}^I = \frac{1}{\left[f_l E_l(1-\nu_o)+f_o E_o(1-\nu_l)\right]}\left\{\frac{f_l E_l^2(1-\nu_o^2)+f_o E_o E_l(1-\nu_o\nu_l)}{\left[f_l E_l(1+\nu_o)+f_o E_o(1+\nu_l)\right]}\frac{E_s h_s^2}{6h_f(1-\nu_s^2)}\left(K_{11}+\nu_s K_{22}\right)\right.$$
$$\left.+f_o(E_o\nu_l-E_l\nu_o)\frac{E_s h_s^2}{6h_f(1-\nu_s^2)}\left(\nu_s K_{11}+K_{22}\right)+f_o E_l E_o(\alpha_o-\alpha_l)\Delta T\right\}. \qquad (3)$$

where E_s are ν_s are Young's modulus and Poisson's ratio of the substrate, respectively, K_{11} and K_{22} are changes in curvature tensor components of the total local curvature of the structure

15 relative to curvature tensor component values at a reference

initial state such as a stress-free state (i.e., changes in curvature components caused by a change in temperature), the parameter f_1 is defined by $(bt)/(dt) = b/d$, i.e., the volume fraction of the lines within their hosting layer of height (t),

5 the parameter f_o is defined as $(1-f_1)$ to represent the volume fraction of the material between the lines of height (t), and ΔT is a change in the temperature from a reference temperature such as that of a stress free state. Subscripts "o, ""1," and "s" represent the encapsulating material (e.g., a low-k dielectric

10 material), embedded line features, and the supporting substrate, respectively. Some of these computation notations are described in Wikstrom, Gudmundson, and Suresh, in "Thermoelastic Analysis of Periodic Thin Lines Deposited on A Substrate," Journal of the Mechanics and Physics of Solids, vol. 47, pp. 1113-1130 (May,

15 1999), and U.S. Patent No. 6,600,565 to Suresh and Rosakis.

[0031] The above explicit analytical expressions in Equations (1)-(3) may be slightly modified to represent changes in stress tensor components for a single layer structure that is further capped on top by a capping layer with a thickness of (h_f-t).

20 This capping layer may be formed of the same material as the dielectric material that embeds the line features. Alternatively, the capping layer may be formed of a different material. In this modification of the Equations (1)-(3), the

parameters h_f, K_{11} and K_{22} are replaced by t, $[K_{11}-K_{11}(cap)]$ and

$[K_{22}-K_{22}(cap)]$, respectively, where $K_{11}(cap)$ and $K_{22}(cap)$ are

curvature component contributions respectively along directions

x1 and x2 within the layer to the total curvature made by the

5   capping layer. In the modified expressions to include the

capping layer, K_{11} and K_{22} are changes in the total curvature

components of the entire layered structure. Therefore, the

differences $[K_{11}-K_{11}(cap)]$ and $[K_{22}-K_{22}(cap)]$ correspond to the

curvature contributions of the layer of thickness t hosting the

10   periodic line features. Other parameters in the equations

remain unchanged. For example, the parameter f_1 is still the

volume fraction of the lines within the hosting layer of

thickness t and the parameter f_0 still represents the volume

fraction of the material between the line features.

15   [0032] When a single layer structure with an isotropic capping

layer is subject to a change in temperature, the tensor

components of the capping layer can be specifically expressed

as:

20
$$K_{11}(cap) = K_{22}(cap) = \frac{6E(cap)(1-v_s)}{E_s[1-v(cap)]} \frac{h_f - t}{h_s^2} [\alpha_s - \alpha(cap)]\Delta T,$$

where E(cap), v(cap), and α(cap) are the Young's modulus, the

Poisson's ratio, and the thermal expansion coefficient of the

capping layer, respectively. Since the curvature contributions

of the capping layer are proportional to its thickness, (h_f-t),

the modified equations are reduced to the original Equations

(1)-(3) when $t=h_f$ and both of $K_{11}(cap)$ and $K_{22}(cap)$ are zero.

5   Analytical expressions for a single layer structure with

embedded line features and an anisotropic capping layer can also

be derived based on the above modifications to Equations (1)-

(3).

[0033] The above analytical expressions of the stress tensor

10   components for a single layer with embedded line features with

and without the capping layer may be extended to a multilayer

structure with multiple layers stacked over one another above

the substrate. The above expressions may be simply modified by

replacing h_f with nt, K_{11} with $[K_{11}-K_{11}(cap)]$, and K_{22} with $[K_{22}-$

15   $K_{22}(cap)]$, respectively. The parameter n is the number of

layers. For example, changes in stress tensor components in the

line feature in each layer of a n-layer structure are written as

follows:

$$\sigma_{11}^{l} = \frac{1}{[f_{l}E_{l}(1-v_{o})+f_{o}E_{o}(1-v_{l})]} \times$$

$$\left\{ \frac{f_{l}E_{l}^{2}(1-v_{o}^{2})+f_{o}E_{o}E_{l}(1-v_{o}v_{l})}{[f_{l}E_{l}(1+v_{o})+f_{o}E_{o}(1+v_{l})]} \frac{E_{s}h_{s}^{2}}{6nt(1-v_{s}^{2})} \left\{[K_{11}-K_{11}(cap)]+v_{s}[K_{22}-K_{22}(cap)]\right\} \right.$$

$$\left. +f_{o}(E_{o}v_{l}-E_{l}v_{o})\frac{E_{s}h_{s}^{2}}{6nt(1-v_{s}^{2})}\left\{v_{s}[K_{11}-K_{11}(cap)]+[K_{22}-K_{22}(cap)]\right\}+f_{o}E_{l}E_{o}(\alpha_{o}-\alpha_{l})\Delta T \right\}.$$

$$\sigma_{22}^{l} = \frac{E_{s}h_{s}^{2}}{6nt(1-v_{s}^{2})}\left\{v_{s}[K_{11}-K_{11}(cap)]+[K_{22}-K_{22}(cap)]\right\},$$

$$\sigma_{33}^{l} = \frac{1}{[f_{l}E_{l}(1-v_{o})+f_{o}E_{o}(1-v_{l})]} \times$$

$$\left\{ \frac{f_{o}E_{o}E_{l}(v_{l}-v_{o})}{[f_{l}E_{l}(1+v_{o})+f_{o}E_{o}(1+v_{l})]} \frac{E_{s}h_{s}^{2}}{6nt(1-v_{s}^{2})} \left\{[K_{11}-K_{11}(cap)]+v_{s}[K_{22}-K_{22}(cap)]\right\} \right.$$

$$\left. +f_{o}(E_{o}v_{l}-E_{l}v_{o})\frac{E_{s}h_{s}^{2}}{6nt(1-v_{s}^{2})}\left\{v_{s}[K_{11}-K_{11}(cap)]+[K_{22}-K_{22}(cap)]\right\}+f_{o}E_{l}E_{o}(\alpha_{o}-\alpha_{l})\Delta T \right\},$$

where the curvature components of the capping layers can be
expressed as follows for a n layer structure with an isotropic
capping layer in each layer:

$$K_{11}(cap) = K_{22}(cap) = \frac{6E(cap)(1-v_{s})}{E_{s}[1-v(cap)]} \frac{n(h_{f}-t)}{h_{s}^{2}}[\alpha_{s}-\alpha(cap)]\Delta T.$$

[0034] In the case where there is no capping layer (h_f=t and

K_{11}(cap) and K_{22}(cap) are zero, the stress tensor components can

be reduced to the following equations:

$$\sigma_{11}^I = \frac{1}{[f_I E_I(1-v_o)+f_o E_o(1-v_I)]}\left\{\frac{f_I E_I^2(1-v_o^2)+f_o E_o E_I(1-v_o v_I)}{[f_I E_I(1+v_o)+f_o E_o(1+v_I)]}\frac{E_s h_s^2}{6nh_f(1-v_s^2)}(K_{11}+v_s K_{22})\right.$$
$$\left.+f_o(E_o v_I-E_I v_o)\frac{E_s h_s^2}{6nh_f(1-v_s^2)}(v_s K_{11}+K_{22})+f_o E_I E_o(\alpha_o-\alpha_I)\Delta T\right\}.$$

$$\sigma_{22}^I = \frac{E_s h_s^2}{6nh_f(1-v_s^2)}(v_s K_{11}+K_{22}),$$

$$\sigma_{33}^I = \frac{1}{[f_I E_I(1-v_o)+f_o E_o(1-v_I)]}\left\{\frac{f_o E_o E_I(v_I-v_o)}{[f_I E_I(1+v_o)+f_o E_o(1+v_I)]}\frac{E_s h_s^2}{6nh_f(1-v_s^2)}(K_{11}+v_s K_{22})\right.$$
$$\left.+f_o(E_o v_I-E_I v_o)\frac{E_s h_s^2}{6nh_f(1-v_s^2)}(v_s K_{11}+K_{22})+f_o E_I E_o(\alpha_o-\alpha_I)\Delta T\right\}.$$

[0035] The above explicit analytical expressions for various

layer configurations allow for direct computation of changes in

stresses of a line feature embedded in either a single layer

structure or a multiple layer structure at any location from

changes in local curvatures parallel and perpendicular to a line

feature and from a change in the local temperature at that

location. Therefore, if changes in the curvature and the

temperature are known, e.g., by measurements, the associated

change in stress at a given line feature or a stress

distribution of all line features in that layer may be

analytically computed without computation-intensive numerical

5   computations. Accordingly, a stress monitoring system may be

constructed by having a surface curvature measuring module for

monitoring the curvatures and their changes, a temperature

sensing module for sensing temperatures and their changes, and a

processing module that is programmed to perform the above

10 computations.

[0036] The above changes in the stress components σ_{33}^1 and σ_{11}^1

include two different contributions. One contribution is

related to changes in both components of the local curvature and

the other is proportional to temperature deviation, ΔT, from a

15 reference state (e.g., an initial, stress-free stress state such

as cooling from an anneal or from passivation). The curvature-

dependent contribution represents the effect of thermal

mismatches, e.g., the thermal mismatch between the embedded line

feature and the substrate, and the thermal mismatch between the

20 encapsulating or passivating material and the substrate. This

contribution is an external contribution to stresses and can be

calculated from curvature information. The second part

represents the effect of thermal mismatch between two phases in

the film structure (i.e. between metal lines and their

encapsulating or passivating low-k dielectric material

surrounding the metal lines). This second contribution is self-

equilibrated and does not produce a change in curvature. Hence,

5   this second contribution represents an intrinsic thermal

contribution to stresses. The stress tensor component σ_{22}^{1},

which is the stress component perpendicular to the line feature

within the layer, has only the external contribution and thus

depends on the local curvature only and does not have a

10   dependence on the local temperature.

[0037] Therefore, in this exemplary implementation of the

thermoelastic composite analysis, both the changes in curvature

and temperature at a location are used in the analytical

expressions to determine stresses of line features in structures

15   shown in FIGS. 1A and 1B. Under certain circumstances, however,

the above analytical expressions may be further simplified.

[0038] For example, if the embedded periodic line features in a

n-layer structure are uniformly distributed over the entire

substrate and the temperature is also uniform throughout the

20   entire structure, the stress tensor components may be expressed

as functions of the change in temperature, ΔT, only. Such

analytical expressions with dependence on temperature change

only may be achieved by expressing the spatially-constant

curvature change of the line structures as a function of ΔT in

Equations (1)-(3) or the modified equivalent equations for

structures with capping layers or multiple layers as long as the

relationship between the change in temperature and the surface

5   curvatures remains a linear function before reaching the yield

point. Accordingly, under this special circumstance, the change

in temperature is sufficient for evaluating the stresses and

thus circumvents the need to measure local surface curvatures.

For example, the stress tensor component $\sigma_{33}{}^l$ on a line feature,

10 e.g., at any level of a multilayer structure, can be expressed

solely as a function of the change in temperature as follows:

$$
\begin{aligned}
\sigma_{33}^{l} = &\frac{\{ f_1 E_1(\alpha_s - \alpha_1) + f_0 E_0(\alpha_s - \alpha_0) \}(1-v_s)}{\{ f_1(1-v_0)E_1 + f_0(1-v_1)E_0 \}\langle (1-f_1 v_1 - f_0 v_0)} \left\{ \frac{f_0(v_1 - v_0)E_1 E_0}{[f_1 E_1(1+v_0) + f_0 E_0(1+v_1)](1-v_s^2)} \times \right. \\
&\left(1 + \frac{v_s E_1 E_0\{\alpha_s - (f_1\alpha_1 + f_0\alpha_0)\}}{(f_1 E_0 + f_0 E_1)[f_1 E_1(\alpha_s - \alpha_1) + f_0 E_0(\alpha_s - \alpha_0)]}\right) \\
&+ \frac{f_0(v_1 E_1 - v_0 E_1)}{(1-v_s^2)}\left(v_s + \frac{E_0 E_1\{\alpha_s - (f_1\alpha_1 + f_0\alpha_0)\}}{(f_1 E_0 + f_0 E_1)[f_1 E_1(\alpha_s - \alpha_1) + f_0 E_0(\alpha_s - \alpha_0)]}\right) \\
&\left. + \frac{f_0 E_0 E_1(\alpha_0 - \alpha_1)}{[f_1 E_1(\alpha_s - \alpha_1) + f_0 E_0(\alpha_s - \alpha_0)]}\frac{1-f_1 v_1 - f_0 v_0}{(1-v_s)} \right\}\Delta T
\end{aligned}
\tag{4}
$$

Similarly, stress components $\sigma_{22}{}^l$ and $\sigma_{11}{}^l$ may be expressed as

functions of ΔT without dependence on the curvature. Therefore,

15 the stresses of such a structure, including a multi-layer

structure, may be monitored and measured by using a temperature

sensing module.

[0039] Conversely, in the above special circumstance, each local stress tensor component may also be expressed as a function of one of the two local curvatures along x1 and x2 directions without explicit dependence on the change in temperature:

5

$$\sigma_{33}^{l} = \frac{1}{\left[f_l E_l (1 - v_o) + f_o E_o (1 - v_l)\right]} \left\{ \frac{f_o E_o E_l (v_l - v_o)}{\left[f_l E_l (1 + v_o) + f_o E_o (1 + v_l)\right]} \frac{1 + L v_s}{(1 - v_s^2)} \right.$$
$$+ \frac{f_o (E_o v_l - E_l v_o)}{(1 - v_s^2)} (v_s + L) + \left. f_o E_l E_o (\alpha_o - \alpha_l) M \right\} \frac{E_s h_s^2}{6nt} \left[K_{11} - K_{11}(cap)\right]$$

(5)

where L is the ratio of curvature components defined by:

10   [K$_{22}$-K$_{22}$(cap)] / [K$_{11}$-K$_{11}$(cap)],

and M is defined through the following equation:

$$\Delta T = \frac{E_s h_s^2}{6nt} M \left[K_{11} - K_{11}(cap)\right],$$

15   and M can be explicitly expressed as following:

$$M = \frac{1 - f_l \nu_l - f_o \nu_o}{[f_l E_l (\alpha_s - \alpha_l) + f_o E_o (\alpha_s - \alpha_o)](1 - \nu_s)}$$

A more explicit expression for the parameter L can be written as follows:

$$L = \frac{1}{[f_l E_o + f_o E_l]} \frac{\alpha_s - (f_l \alpha_l + f_o \alpha_o)}{[f_l E_l (\alpha_s - \alpha_l) + f_o E_o (\alpha_s - \alpha_o))]}.$$

The above analytical expression is derived by using the relation between each of the curvature components and temperature to eliminate ΔT and to express stress in terms of either curvature component. Hence, a single curvature measurement module may be used to monitor and measure the stresses. For the case where there is no capping layer in each of the multiple layers, the above stress equation can be reduced to the following simplified form:

$$\sigma_{33}^l = \frac{1}{[f_l E_l (1 - \nu_o) + f_o E_o (1 - \nu_l)]} \left\{ \frac{f_o E_o E_l (\nu_l - \nu_o)}{[f_l E_l (1 + \nu_o) + f_o E_o (1 + \nu_l)]} \frac{1 + L \nu_s}{(1 - \nu_s^2)} \right.$$
$$\left. + \frac{f_o (E_o \nu_l - E_l \nu_o)}{(1 - \nu_s^2)} (\nu_s + L) + f_o E_l E_o (\alpha_o - \alpha_l) M \right\} \frac{E_s h_s^2}{6nt} [K_{11}]$$

[0040] In addition to in-plane layer, horizontal line features
in each layer, certain multi-layer structures and devices may
have one or more vertical holes or conduits (vias) through one
or more layers to interconnect line features of different
5   layers. One example of such vias is a vertical conductive lead
typically formed of a metal (e.g., Cu, W, etc.) or a suitable
conductive material filling the via. Typically, two ends of a
vertical interconnect in the via is connected to two conductive
line features at different layers as the inter-layer connection.
10   This addition of one or more via connections can impact the
stresses on the connected line features and the via connections.
Presence of via connections complicates the stress pattern in
such devices. Therefore, it may be desirable to include effects
of vias in the stress analysis and to investigate the effect of
15   via dimensions and spatial distribution on the stress state of
the structure.

[0041] FIG. 2 shows one exemplary structure based on the
structural geometries in FIGS. 1A and 1B that includes periodic
cylindrical vias with a via diameter of 2R, a pitch of V, and a
20   height of h_v that are interconnected between two aligned and
parallel line features of an equal line width b at two adjacent
layers. For simplicity in this example, the capping layer
between the top of the line features in one layer and the bottom

of an adjacent top layer is assumed to be made of the same

material as the material filled between the line features.

Based on this example, the stress along the x3 direction

(perpendicular to the substrate) can be expressed in the

following analytical form as a function of the local surface

curvature and the change in the local temperature:

$$\sigma_{33}^{v} = \frac{bV/\pi R^2}{\left[\dfrac{E_0}{E_v}\left(\dfrac{bV}{\pi R^2}-1\right)+1\right]}\left(\sigma_{33}^{L}+E_0\left(1-\frac{\pi R^2}{bV}\right)(\alpha_0-\alpha_v)\Delta T\right),$$

(6)

where the ratio of $\pi R^2/(bV)$ is denoted as f_v to represent the

volume fraction of the via:

$$f_v = \frac{\pi R^2}{bV}.$$

[0042] In Equation (6), the vertical stress σ_{33}^{V} on each via has

two components. The first component is proportional to the

vertical stress σ_{33}^{1} on a connected line feature at the same

location which can be derived from Equations (1)-(5) and the

respective modifications to include the capping layer and the

multiple layers. The second component is dependent on the

temperature variation ΔT. Due to these two components, the

stress σ_{33}^{V} on each via is "amplified" with respect to the line

feature stress σ_{33}^{L}.

[0043] In addition, when the capping layer is made of an

isotropic material different from the material between the line

5   features, the above Equation (6) may be modified by replacing E_0

and α_0 with $E(cap)$ and $\alpha(cap)$, respectively. If the capping

layer is formed of an anisotropic material, values of these

material properties should be the corresponding values along the

vertical directions.

10   [0044] FIG. 3 shows computed amplification factors as a function

of the ratio f_v for two encapsulating or passivating materials

(e.g., commercial materials under trade names of TEOS and SILK)

of the same via structure with copper (Cu) and tungsten (W) line

features and vias. In this example, $E(cap)$ and E_0 are identical.

15   The change in temperature for the values in FIG. 3 is 380

degrees Celsius.

[0045] In the above description, the embedded line features in a

layer are shown to be parallel to and are respectively aligned

along the x1 direction with parallel line features of an

20   adjacent layer in FIG. 1B. The application of analytical

functions for stresses described here, however, is not limited

to this configuration. For example, these analytical functions

for stresses may be used for configurations where the line

features of one layer are parallel to but are shifted by a

common distance along the x2 direction with respect to line

features of an adjacent layer. As another example, these

analytical functions for stresses may be used for configurations

5   where the line features of one layer are substantially

perpendicular to the parallel line features of an adjacent

layer.

[0046] Integrated structures or devices may be designed to have

similar layer configurations as those shown in FIGS. 1A, 1B, and

10   2. For example, in some devices, the line features may be

conductive lines such as metallic lines embedded in a dielectric

layer (e.g., an oxide or nitride layer or another suitable

insulator or dielectric layer). Hence, the analytical functions

for stresses described here may be used to monitor and analyze

15   the stresses during the fabrication and in a completed component

or device. In other devices, similar multilayer configurations

shown in FIGS. 1A, 1B, and 2 may temporarily exist during

certain stages in their fabrication processes and may

subsequently be altered into other configurations upon

20   completion of the fabrication. In this situation, the

analytical functions for stresses described here may be used to

monitor and analyze the stresses during the fabrication process,

e.g., as a tool for controlling the fabrication process or for

screening defective wafers or devices prior to completion of the entire fabrication process.

[0047] The above analytical expressions and computations of stresses for structures with embedded line features and vias have been demonstrated to have a high accuracy in comparison with results of computation-intensive numerical finite element method (FEM). For example, for aspect ratios t>3b for the line features, the accuracy of the explicit analytical expressions is within about 5%. Hence, for many practical designs, the analytical computations are sufficiently accurate and are particularly advantageous in providing a high-speed stress monitoring mechanism for in-situ systems and applications.

[0048] As another example of the applications, the above analytical estimates of stresses for horizontal line features and vertical vias may be used during the design phase or the fabrication phase to determine whether a critical temperature threshold or a critical curvature threshold has been reached beyond which failure of a line feature or via will occur or becomes statistically probable. Such a failure threshold criterion may be based on known critical levels for individual stress components (or their combinations) leading to material failure such as fracture of a structure (e.g., a brittle dielectric feature), dislocation formation and coalescence,

delamination of a line feature from its encapsulating or

passivating layer, or metal voiding. In optoelectronic

components and devices, a failure criterion may be related to

critical levels of hydrostatic stress and principle stress

5   differences in lines leading to undesirable changes of

refractive index and optical birefringence, respectively. For

voiding in metal lines, a failure criterion may be related to

spontaneous void nucleation (cavitation) under the action of

hydrostatic stresses acting on the line as a result of thermal

10 excursion. The critical level of hydrostatic stress sufficient

to nucleate a void is typically greater than the uniaxial yield

(flow) stress of the material in the line by a factor, α (e.g.,

2-5 times). For a given failure threshold criterion for a given

structure, the above analytical expressions may be used to

15 determine combinations of parameters of features and

temperatures for the critical stresses so that the given

critical failure condition may be avoided by proper designs of

the structures and the fabrication processes.

[0049] FIG. 4 illustrates cavitation in one of the line features

20 in FIGS. 1A, 1B, and 2 when the stresses in that line feature

meet an associated failure criterion. In general, the average

value of the three stress components $\sigma_{33}{}^{L}$, $\sigma_{22}{}^{L}$, and $\sigma_{11}{}^{L}$ is

defined as a hydrostatic stress, σ_h^L, and is used to determine whether cavitation occurs.

[0050] In computing the critical stresses, the stresses may be expressed in terms of the change in temperature so that the critical change in temperature (ΔT_c) may be computed to determine whether a failure criterion is satisfied based on the given information on materials and geometry of the structure. The stress component on a line feature for a critical failure condition may be written as follows:

$$\sigma_{ij}^L = \sigma_{ij}^L\left(b/d, E_L, E_0, v_L, v_0, \alpha_L - \alpha_S, \alpha_0 - \alpha_S, \alpha_L - \alpha_0, \Delta T\right),$$

Where parameters i and j are taken on any values of integers 1, 2, and 3. Alternatively, the stresses may be expressed in terms of the change in one of the curvatures so that the critical values for the curvature changes may be computed to determine whether a failure criterion is satisfied based on the given information on the structure. The stress component on a line feature for a critical failure condition may be written as follows:

$$\sigma_{ij}^L = \sigma_{ij}^L\left(b/d, E_L, E_0, E_s, v_L, v_0, v_s, \alpha_L - \alpha_S, \alpha_0 - \alpha_S, \alpha_L - \alpha_0, h_f, h_s, \Delta K_{11}\right)$$

The material parameters of the capping layer and thickness of

the line features should be included in the above expression

when the capping layer is made of a material different from the

material filled between the line features. Hence, a failure

5   criterion, e.g., $(\sigma_{33}{}^L + \sigma_{22}{}^L + \sigma_{11}{}^L)/3 = \alpha\sigma_y$, may be used in the above

analytical expressions to obtain analytical expressions for the

critical changes in temperature (ΔT_c) and curvature ($\Delta K_{11}{}^c$) in

terms of, e.g., the metal flow stress and the thermal and

mechanical properties of a structure as follows:

10

$$\Delta T_c = \Delta T_c\left(\sigma_y, b/d, E_L, E_0, ...\right)$$
$$\Delta K_{11}^c = \Delta K_{11}^c\left(\sigma_y, b/d, E_L, E_0, ...\right)$$

[0051] FIGS. 5 to 7 illustrate examples for establishing

critical thresholds as a function of line geometry parameters

15   for a single level structure of encapsulated or embedded

periodic lines without a capping layer. The parameter α in

FIGS. 5 to 7 is the ratio of the critical failure stress over

the uniaxial yield stress of the material. In FIG. 5, the

critical value of the change in temperature for Cu lines in TEOS

20   dielectric over a Si substrate is plotted as a function of the

line pitch d in microns. Hence, the operating temperature or

the processing temperature for such structures should be set

away from the critical values to avoid any potential failure. FIGS. 6 shows critical values of the change in temperature for Cu lines in a TEOS dielectric layer over a Si substrate as a function of the line width b. FIG. 7 shows critical values of

5   the change in curvature for Cu lines in a TEOS dielectric layer over a Si substrate as a function of the line pitch d.

[0052] For vertical vias connecting multiple line levels, a similar methodology can be used to calculate critical thresholds for changes in temperature or curvature that may cause a via

10   failure such as the via pullout or pushin. Critical values for changes in the temperature and curvature may be symbolically expressed as follows:

$$\Delta T_c = \Delta T_c\left(\sigma_y, b/d, V, R, E_L, E_O, E_V, v_L, v_O, \alpha_L - \alpha_s, \alpha_0 - \alpha_s, \alpha_L - \alpha_O, \alpha_V - \alpha_O\right), \text{ and}$$

15   $$\Delta K_{11}^c = \Delta K_{11}^c\left(\sigma_y, b/d, V, R, \ldots\right).$$

These expressions are functions of via and line geometries, the material properties for the materials used, and the via yield or flow strength.

20   [0053] Examples for estimating critical threshold values for vias are shown in FIGS. 8, 9, 10 and 11 where the dependence of temperature and curvature threshold values on line and via

geometry is obtained for configurations specified in the captions.

[0054] The above analytical expressions and computations may be implemented as design tools for various devices and as monitoring tools for various stress measurement or monitoring systems. Examples of such implementations are now described below.

[0055] In designing integrated structures with embedded line features or vias, the above analytical tools may be used to estimate whether a particular design structure, selection of materials, or fabrication conditions would cause any undesirable stress conditions in contemplated or proposed structures. In particular, in any one of the design structure, the selection of materials, and the fabrication conditions may be adjusted based on the analytical computations so that the stresses in the structures remain within a desired range to avoid any potential stress-induced defect or failure. This design process may be an iterative process where one or more design parameters may be modified multiple times through an optimization process after going through the analytical computations before a desired design is obtained. The analytical tools described above may be built into a design optimization software tool to facilitate the design.

[0056] In other applications, the above analytical tools may be implemented in various stress measurement or monitoring systems.

[0057] FIG. 12 shows one exemplary stress monitoring system 1200. A substrate holder 1201 is provided to hold a sample

5 substrate or wafer with an embedded line structure. A sensing module 1202 is coupled to measure a property of the sample substrate, such as a temperature variation, curvature information of the surface under measurement, or both, to produce a measurement signal 1203. A processing module 1210 is

10 programmed to process the information in the signal 1203 according to one or more analytical expressions described in this application and to produce the stress information 1212 in the layer structure of the sample substrate. The sensing module 1202 may be equipped to measure the temperature variations of

15 the sample substrate, the surface curvatures of the sample substrate, or both to produce the measurement signal. The processing module 1210 may include a computer to store instructions for computing the stresses based on the analytical expressions.

20 [0058] FIG. 13 shows a stress measurement system 1300 using an optical detection module 1310 to implement the optical detection mechanism and the processing module 1210 to implement the processing mechanism. A separate temperature sensing module may

also be implemented to obtain temperature measurements at

selected locations on the sample wafer to monitor the variation

in temperature. The optical detection module 1310 produces an

illumination optical probe beam 1311 to a surface of the sample

5   substrate and then detects the transmitted or reflected beam

1312. The illumination beam 1311 is directed so as to

illuminate an area which includes one or more areas under

measurement either in a full field optical measurement

configuration or a point-to-point scanning configuration. The

10   transmitted or reflected beam 1312 from the sample substrate is

then optically processed to produce an optical pattern that has

the curvature information of the entire illuminated area. This

optical pattern is converted into a curvature signal 1203. The

signal 1203 is sent to the processing module 1210 which may

15   include an electronic processor or other type of processor. The

curvature signal 1203 may be an electronic signal representing

the optical pattern. The signal is then processed to produce

curvature data for the entire illuminated area on the substrate.

The processing module 1210 produces desired stress data 1212 on

20   line features formed on any one or more desired locations in the

illuminated area on the substrate based on respective curvature

data.

[0059] Optical systems for implementing the optical detection

module 1310 for obtaining surface curvature information may use

a full-field optical shearing interferometry configuration to

optically obtain surface gradient information. In general, a

5 shearing interferometer optically processes a distorted

wavefront to cause wavefront interference. This interference is

caused by optically shearing or shifting the wavefront and is

used to measure the local slope of the wavefront and surface

topology deviations. Such a shearing interferometer directs the

10 distorted wavefront through a device or component of the system

designed to optically shear or shift the wavefront enabling the

measurement of the wavefront slope. A coherent gradient sensing

(CGS) system, as one exemplary implementation of the optical

shearing interferometry system, uses two optical gratings to

15 produce the shifted wavefronts by diffraction and an imaging

device to capture the desired diffraction orders. The

interference pattern captured in the imaging device is then

processed to obtain the slope information of the wavefront. In

addition to CGS, other examples of shearing interferometers and

20 shearing devices or components include a radial shear

interferometers, wedge plate in a Bi-Lateral Shearing

Interferometer (US Patent 5,710, 631), and others. The system

may use any radiation source including visible and invisible,

coherent and incoherent light, IR and UV radiation.

[0060] The use of optical shearing interferometry present

certain advantages in optically measuring surfaces including

5   surfaces patterned with various microstructures such as

patterned wafers and patterned mask substrates used (in-delete)

to support, e.g., integrated circuits, integrated optical

devices, integrated opto-electronic devices, and MEMs devices.

In addition, an optical shearing interferometer may be used in

10   the in-situ monitoring of the surface properties such as

curvatures and related stresses during fabrication of devices at

the wafer level and the measurements may be used to control in

real time, the fabrication conditions or parameters. As an

example, measurement and operation of an optical shearing

15   interferometer generally is not significantly affected by rigid

body translations and rotations due to the self-referencing

nature of the optical shearing interferometry. Hence, a wafer

or device under measurement may be measured by directing a probe

beam substantially normal to the surface or at low incident

20   angles without affecting the measurements. By shifting or

shearing the wavefront, the optical shearing interferometer

measures the deformation of one point of the wavefront to

another separated by the shearing distance, i.e., the distance

between the two interfering replicas of the same wavefront. In
this sense, the optical shearing interferometer is self
referencing and thus increases its insensitivity or immunity to
vibrations of the wafer or device under measurement. This

5 resistance to vibrations may be particularly advantageous when
the measurement is performed in a production environment or in
situ, during a particular process (e.g. deposition within a
chamber), where vibration isolation is a substantial challenge.

[0061] A surface with device patterning poses several challenges

10 for conventional (non-shearing) interferometers. A conventional
interferometer generates wavefront interference of topology or
topography based on interference between a wavefront reflected
from a sample and a wavefront reflected from a known reference.
Conventional interferometers used to measure surfaces with

15 device patterning are frequently ineffective as the relatively
non-uniform or diffuse wavefront reflected off the patterned
surface does not interfere coherently with the wavefront
reflected off the reference mirror, preventing the unwrapping
and interpretation of the interferometric image.

20 [0062] In applying shearing interferometry for measuring
patterned wafers, the patterned wafers, e.g., semiconductor and
optoelectronic wafers with diameters of 200 mm, 300 mm, etc.,
may be placed in a shearing interferometer in a configuration

that allows a collimated probe beam to be reflected off the

wafer surface. Using a shearing interferometer on a patterned

wafer results in coherent interference because the two

interfering wavefronts are substantially similar in shape after

5   being sheared by a small distance. Although each wavefront

reflected off a patterned surface may be inherently noisy and

diffuse, there is sufficient coherence between the wavefronts

for meaningful fringe patterns to form and be interpreted when

recombined in this fashion.

10   [0063] The method for using shearing interferometers to measure

patterned wafers may be further improved with the use of phase

shifting. Phase shifting may be implemented to progressively

adjust the phase separation between interfering wavefronts which

cycles or manipulates fringe position on the specimen's surface.

15   In one implementation, a shearing interferometer may be

configured to obtain multiple phased images of a patterned

wafer's surface, for example at 0, 90, 180, 270 and 360 degrees

in phase. The phase shifting method allows for wavefront slope

to be measured by calculating the "relative phase" modulation at

20   each pixel on a detector array. The method also allows for

consistent interpretation of wavefront and specimen slope on a

surface that exhibits changing reflectivity, like those found on

patterned wafers. On a patterned wafer surface each pixel

location on the specimen will reflect light with varying degrees of intensity, complicating the interpretation of any single sheared interferogram. Employing phase shifting simultaneously increases the accuracy of the slope resolution and allows

5 accurate interpretation of interferograms on Patterned Surfaces with varying reflectivity by measuring the relative phase of each pixel rather than fringe separation or variation in the fringe intensity.

[0064] Having collected multiple phase shifted interferograms of

10 the patterned wafer surface, a unwrapping algorithm may be subsequently used for the accurate interpretation of surface slopes. Suitable unwrapping algorithms include, but are not limited to, Minimum Discontinuity (MDF) and Preconditioned Conjugate Gradient (PCG).

15 [0065] Once the interferograms have been unwrapped the interpretation of raw slope data and the derivation of curvature is further enhanced by statistically fitting a surface polynomial to the raw slope data. Statistical surface fits, including Zernicke polynomials, may be applied to raw slope data

20 derived from Patterned Wafers for the purpose of deriving topology and curvature data.

[0066] Shearing interferometry uses a single derivative, i.e., optically differentiates the wavefront once, to calculate

curvatures from slopes of the wavefront. Secondly, because the method uses full-field interferometric data it typically uses many more data points than capacitive probe methodologies. In addition, various laser beam scanning tools may also be used to

5   measure wafer bow or surface curvature. These methods typically measure radial curvature. Shearing interferometry may easily measure slope in two orthogonal directions allowing elucidation of the full curvature tensor and stress state of the wafer or the fabricated structures on the wafer.

10   **[0067]** FIG. 14 shows an exemplary coherent gradient sensing ("CGS") system 1400 as one implementation of an optical shearing system as the optical detection module 1310 in FIG. 13. See, U.S. Patent No. 6,031,611 to Rosakis et al. The CGS system 1400 uses a collimated coherent optical beam 112 from a light source

15   110 as an optical probe to obtain curvature information indicative of a specularly reflective surface 130 formed of essentially any material. An optical element 120 such as a beam splitter can be used to direct the beam 112 to the surface 130. When the reflective surface 130 is curved, the wavefront of the

20   reflected probe beam 132 is distorted and thereby the reflected probe beam 132 acquires an optical path difference or phase change associated with the curvature of the surface 130 under measurement. This system produces a "snapshot" of each point

within the illuminated area on the surface 130 and hence the

curvature information at any point along any direction within

the illuminated area can be obtained. This can eliminate the

need for measuring one point at a time in a sequential manner by

5   using a scanning system.

[0068] Two gratings 140 and 150 spaced from each other are

placed in the path of the reflected probe beam 132 to manipulate

the distorted wavefront for curvature measurement. Two

diffraction components produced by the second grating 150

10   diffracting two different diffraction components produced by the

first grating 140 are combined, by using an optical element 160

such as a lens, to interfere with each other. The diffraction

by the two gratings 140 and 150 effectuates a relative spatial

displacement, i.e., a lateral shift, between the two selected

15   diffraction components. This lateral shift is a function of the

spacing between the two gratings 140 and 150 when other grating

parameters are fixed. A spatial filter 170 is placed relative

to the optical element 160 to transmit the interference pattern

of the selected diffraction components through a pinhole 172 and

20   to block other diffraction orders from the second grating 150.

[0069] The transmitted interference pattern is then captured by

an imaging sensor 180 which may include an array of sensing

pixels, such as a CCD array, to produce an electrical signal

representing the interference pattern. A signal processor 190,

which may be a part of the processing module 1210 in FIG. 13,

processes the electrical signal to extract a spatial gradient of

the wavefront distortion caused by the curvature of the

5   reflective surface 130. This spatial gradient, in turn, can be

further processed to obtain the curvature information and hence

a curvature map of the illuminated area on the surface 130 can

be obtained. A single spatial differentiation is performed on

the interference pattern to measure the surface curvatures.

10   This technique can provide accurate measurements of surface

curvatures when the curvature variation of the surface is

gradual, i.e., when the out-of-plane displacement is less than

the thickness of the film, the line or the substrate. This

technique is insensitive to rigid body motion in comparison with

15   some other interferometric techniques. Details of this data

processing operation are described in the above-referenced U.S.

Patent No. 6,031,611 to Rosakis et al. Upon completing the

processing for the surface curvatures, the processor 190 further

operates to compute the stresses from the surface curvatures

20   based on the analytical expressions from the multi-layer models

described here.

[0070] The two gratings 140 and 150 in general may be any

gratings, with different grating periods and oriented with

respect to each other at any angle. Preferably, the two

gratings may be oriented with respect to each other in the same

direction and may have the same grating periods to simplify the

data processing. In this case, the grating direction is

5   essentially set by the direction of the relative spatial

displacement ("shearing") between the two selected diffraction

components due to the double diffractions by the gratings 140

and 150.

[0071] In the CGS system shown in FIG. 14, the phase shifting

10   may be achieved by adjusting the relative position of the two

gratings 140 and 150 in the plane defined by x1 and x2 that is

perpendicular to the x3 direction while the separation between

the gratings along the x3 direction is fixed. A positioning

mechanism, such as precise translation stage or a positioning

15   transducer may be used to implement this adjustment of the

relative position between the gratings for phase shifting.

[0072] Certain applications may require spatial shearing in two

different directions to obtain a full-field two-dimensional

curvature measurement. This may be done by using the CGS system

20   1400 to perform a first measurement when the sample surface 130

is at a first orientation and subsequently to perform a second

measurement when the sample surface 130 is rotated to a second

orientation (e.g., perpendicular to the first orientation).

[0073] Alternatively, a two-arm CGS system, shown in FIG. 15 may be implemented to have two separate sets of double gratings in two different directions to simultaneously produce the interference pattern in two different spatial shearing directions. Hence, time-varying effects in the curvature distribution in both spatial shearing directions can be obtained. In addition, each of the two gratings 140 and 150 in FIG. 14 may be replaced by a grating plate with two orthogonal cross gratings to effectuate the two dimensional shearing of the system in FIG. 15 The spatial filter 170 may be replaced by a substitute filter with an additional optical aperture shifted along the direction of x_1 to selectively transmit an interference pattern for shearing along the orthogonal direction.

[0074] The above CGS and other optical shearing interferometry systems may be used to measure curvatures of various features and components formed on a substrate either directly or indirectly. In the direct measurement, the probe beam in the CGS can be directly sent to the top, patterned surface of the processed wafers or substrates to obtain the curvature information. The surface features and components and their surrounding areas in this mode of operation may be smooth and optically reflective. In addition, it may be desirable in some

cases that properties of the features and components and their

surrounding areas other than their curvatures do not

significantly contribute to the wavefront distortion. Hence,

the wavefront distortion can be used as an indicator of the

5   curvatures of the area illuminated by optical probe beam. For

example, some completed integrated circuits have a top

passivation layer, usually made of a non-conductive dielectric

material, over the circuit elements on the substrate to protect

the underlying circuits. The surface of the passivation layer

10   is in general smooth and is sufficiently reflective for CGS

measurements.

[0075] However, the above desirable conditions may not be met in

some other substrate-based devices. For example, features and

components formed on the front side of a substrate or their

15   surrounding areas may not be optically reflective. The features

and components on the front side may distort the reflected

wavefront due to factors other than the curvatures, such as the

height of a feature or component being different from its

surrounding areas. In these and other situations, the

20   curvatures of the features or components may be indirectly

measured by inference from the curvature measurements of the

corresponding locations on the opposite surface on the back side

of the substrate. This is possible because the stresses in the

non-continuous features and components formed on the substrate

can cause the substrate to deform and the thin films formed over

the substrate generally conform to the substrate surface.

[0076] When the heights of certain features are different from

5   their surroundings, the phase distortion on the wavefront of the

reflected probe beam for each feature includes at least the

portion contributed from the height difference and the portion

contributed from the curvatures. In addition to using the back

side of the substrate for the CGS measurement, the CGS

10   measurement may also be performed by illuminating the front

side. The curvature information can thus be extracted by

removing the effects of the height difference in computation of

the curvatures if the height information is known.

[0077] The stress computation for a multi-layer structure uses

15   simple analytical formulae and hence the stress computation

based on the measured changes in curvatures k1 and k2 can be

carried out by a processor in a short time. For example, a

microprocessor can be used to implement a computer routine to

carry out the computations. Hence, complex and time-consuming

20   numerical computations are essentially avoided. This feature of

the data processing module, when combined with the full-field

parallel processing of the optical shearing interferometry

detection module (e.g., CGS), allows the stress measurement at a

relatively high speed. Therefore, such systems may be used to

measure temporal changes of curvatures and associated stresses

in line features and vias of multi-layer structures in real time

for various fabrication processes.

5   [0078] FIG. 16 illustrates an exemplary process for applying the

above method using the optical method to compute the stresses in

a multi-layered structure deposited on a wafer.

[0079] In in-situ real-time monitoring systems, the stresses in

a wafer with a multi-layer structure under fabrication

10   determined by the system may be used as a feedback signal to

affect the subsequent fabrication process. For example, if the

measured stresses exceed acceptable values, the devices on the

wafer may be considered defective and hence the fabrication may

be terminated. Alternatively, acceptable stress values may be

15   designed as an indicators of the thermal cycling conditions and

the thermal cycling conditions may be adjusted in real time

according to the measured stresses to ensure the quality of the

devices on the wafer.

[0080] The above analytical tools for determining stresses in

20   multi-layer structures may be used as design tools in designing

the devices and the fabrication processes. For example, various

candidates materials for metallic line features, the interlayer

dielectric layers (e.g., capping layers), and the vias may be

evaluated with the analytical formulae so that the stresses

during the fabrication and the final device using such materials

are acceptable. The analytical formulae may also be used to

identify a desired geometry for a multi-layer structure that can

5   minimize stress buildup and optimize structure reliability

(optimal design against stress induced failure). As yet another

example, the temperature variations during each fabrication

process, including a thermal cycling process such as the anneal

process, may be evaluated so that the actual operating

10   temperatures can be set to confine the stresses within an

acceptable range during the fabrication.

[0081] The analytical expressions described above may also be

used as a means for evaluating the fatigue life of a component

subjected to repeated thermal excursions during operation. This

15   may be achieved by implementing an appropriate fatigue life

criterions, a stress migration or a stress induced

electromigration failure criterion in the above analytical

expressions. The critical temperature or curvature thresholds

that lead to device or component failure can be computed from

20   the analytical expressions to establish estimates of remaining

service life.

[0082] Only a few implementations are described. However, it is

understood that variations and enhancements may be made.